Extremely Scaled Silicon Nano-CMOS Devices
نویسندگان
چکیده
Silicon-based CMOS technology can be scaled well into the nanometer regime. High-performance, planar, ultrathin-body devices fabricated on silicon-on-insulator substrates have been demonstrated down to 15-nm gate lengths. We have also introduced the FinFET, a double-gate device structure that is relatively simple to fabricate and can be scaled to gate lengths below 10 nm. In this paper, some of the key elements of these technologies are described, including sublithographic patterning, the effects of crystal orientation and roughness on carrier mobility, gate work function engineering, circuit performance, and sensitivity to process-induced variations.
منابع مشابه
Challenges and Emerging Technologies for System Integration beyond the End of the Roadmap of Nano-CMOS
By 2020 it is very likely that nano-CMOS will reach the end of the scaling roadmap. Such end will not mean the demise of silicon technology at all. While there are uncertainties as to what will be the show-stoppers, there is a large number of transitional and compatible to CMOS technologies that will be more important than just 2-D scaling. This paper discusses possible limitations bringing the...
متن کاملAnalysis of the Operational Characteristics of CNTFET
Since the last few decades the siliconbased technology has escalated remarkably. The reason behind the exceptional advancement of the CMOS devices is acknowledged due to its potential of being scaled down to increasingly compact sizes. However, the excessive scaling of CMOS devices to the Nano ranges have resulted in several non-idealities affecting the I/V characteristics and increased short c...
متن کاملChallenges of Electronic CAD in the Nano Scale Era
Future nano scale devices will expose different characteristics than todays silicon devices. While the exponential growth of non recurring expenses (NRE, mostly due to mask sets) can be anticipated even for new technologies, problems such as the dramatically increased defect density require new approaches to build functional devices at reasonable prices. Improved CAD algorithms can help to solv...
متن کاملWhole-Chip ESD Protection Strategy for CMOS Integrated Circuits in Nanotechnology
Abstract On-chip electrostatic discharge (ESD) protection circuits had been built in IC chips to protect the devices and circuits against ESD damage. But, ESD protection circuits constructed with the scaled-down CMOS devices are very weak to ESD stress. Therefore, novel ESD protection solutions must be developed to overcome this reliability challenge for integrated circuits fabricated in the na...
متن کامل